

202~

114.








Fig. 4













8/42



NUSSUSSE SELECT









The state was the state of the

O.G. F.G.

APPROVED BY DR: MAN



13/42



1502

1500-

SSIs

1510~




Fig. 1

Fig. 16

O.G. FIG. APPROVED 16/42 OCCURS EVERY SUPER FRAME TSI-B2 CELL BUS TIMING 3 TSI-B1 - FRAME LENGTH ဖ S S TSn-Bn \subseteq TSn-B(n-1) 3 n-1 Fig. 18 2 n-2 1808/1810 ~ CB_xX_DATA(7:0) _ 1802 — CB_CLK_ 1804/1812 CB_xX_FS 1806/1814— CB_xX_TSS 1816/1818 ~ CB_xX_SFS n-1 1814 ~ CB_RX_TSS == 1810~CB_RX_DATA(7:0)- 1802 $^{\sim}$ CB_CLK $^{\nearrow}$ 1806 CB_TX_TSS = 1804 CB_TX_FS

17/42

Ŋ 4 3 1-1 2 n-2 TSI-B4 \subseteq n-1 TSI-B3 n-2

Fig. 18

18/42






Fig. 19


20/42




APPROVED	O.G. F	IG.
BY	CLASS	SUBCLAS3
DR SMAN		

Fig. 21







DS3 LIU

2316

DS3 LINE


CPU

Fig. 254 HAND SHAKING CONTROL -2520 BUFFER AAL5 SAR CPU 쫎 2530 \succeq UTOPIA AAL5 2526 AAL5 BUFFER 25127 PCI BUS AAL1 . BUFFER 2540-PCM BUFFER CONTROLLER 2516~ 2544 2542 HDLC CONTROLLER AAL1 SAR 2544 2518 2546 2528-XUM TIMING 2548-2552~ T1/E1 LINE INTERFACE T1/E1 LINE INTERFACE -2554.2554 2500-FRAMER FRAMER AND

Ment Diver

n


در، CL




Harry Mars. 4000 Mars. 4000 Mars. 4000 Mars.















TDM CELL Fig.29


the first first and the first first


CLIS





28/42







GOTALI SERBEGA

30/42


Fig. 31B





Harry Harry Str., and Jan. Str. 1998

31/42







Fig. 35








Fig. 34

34/42



35/42



BYTE OFFSET

 $n \times 2048$

쏬


 $2n \times 2048$

3904-


 $2n \times 2048 + n \times 256$

2n x 2048 + 2n x 256

37/42



THE RESERVE AND THE PARTY OF TH



39/42





Fig. 41

40/42



41/42

53~4314 50 51 വ 0 G.802 FRAMING BYTE #2 EVEN VPI SPARE DSO #24, FRAME #2 G.802 FRAMING BYTE DSO #24, FRAME #1 DSO #1, FRAME #2 #2, FRAME #2 DSO #1, FRAME #1 7 #2, FRAME 3 SPARE 4310 DSO DSO ين ODD VPI SPARE ဖ 1 3 OVERHEAD BYTES ⁻ 50 DATA PAYLOAD -BYTES 4308 4300 -

CLASS




Fig. 44A

Fig.44B